

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>H01L 29/08, 21/266, 21/331, 21/265</b>		A1	(11) International Publication Number: <b>WO 98/36457</b>
			(43) International Publication Date: 20 August 1998 (20.08.98)
(21) International Application Number: PCT/US98/03520 (22) International Filing Date: 17 February 1998 (17.02.98) (30) Priority Data: 08/801,668          18 February 1997 (18.02.97)          US (71) Applicant: SYMBIOS, INC. [US/US]; 2001 Danfield Court, Fort Collins, CO 80525 (US). (72) Inventors: SELISKAR, John, J.; 4900 Boardwalk #L201, Fort Collins, CO 80525 (US). DANIEL, David, W.; 244 Pine Bluff Road, Divide, CO 80814 (US). RANDAZZO, Todd, A.; 4920 Sapphire Drive, Colorado Springs, CO 80918 (US). (74) Agent: BAILEY, Wayne, P.; Symbios, Inc., 2001 Danfield Court, Fort Collins, CO 80525 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).  <b>Published</b> <i>With international search report.          Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

(54) Title: BIPOLAR TRANSISTOR WITH REDUCED VERTICAL COLLECTOR RESISTANCE



(57) Abstract

High energy implantation through varying vertical thicknesses of one or more films is used to form a vertically modulated sub-collector (304), which simultaneously reduces both the vertical and lateral components of parasitic collector resistance in a vertically integrated bipolar device (500). The need for a sinker (302) implant or other additional steps to reduce collector resistance is avoided. The necessary processing modifications may be readily integrated into conventional bipolar or BiCMOS process flows.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## BIPOLAR TRANSISTOR WITH REDUCED VERTICAL COLLECTOR RESISTANCE

5

### 1. Technical Field

The present invention relates generally to bipolar junction transistors and in particular to bipolar junction transistors formed in the same integrated circuit with  
10 complimentary metal-oxide-semiconductor transistors (BiCMOS). Still more particularly, the present invention relates to formation of bipolar transistors with reduced vertical collector resistance.

### 15 2. Description of the Related Art

Silicon technologies that employ both complimentary metal-oxide-semiconductor (CMOS) and bipolar devices on the same silicon substrate (BiCMOS) provide an excellent solution to many types of mixed-signal chip designs.

20 **Figure 1** depicts a known simple, low cost NPN bipolar device commonly employed in BiCMOS designs along with the mask levels used to form this device. The bipolar device 100 is formed in a heavily-doped substrate 102, on which a lightly doped epitaxial layer 104 has been deposited. A  
25 field oxide 106 is grown for device isolation. A silicon nitride layer (not shown) prevents growth of the field oxide 106 in the region of the device window 108.

Buried collector 110 is typically implanted, followed by formation of the collector region 112. A masking layer  
30 (not shown) is provided to allow base region 114 to be formed through a base region window 116 in the masking layer. Emitter region 118 and collector contact region 120 are similarly formed by windows 122, 124 through a masking layer (not shown). Emitter (E), base (B), and collector (C)  
35 contacts 126, 128 and 130, respectively, are formed through

contact openings 132. The process results in vertically integrated NPN bipolar device 100.

Critical to the slew-rate performance of vertically integrated bipolar junction transistors is the collector resistance. Figure 2 illustrates the collector resistance of vertically integrated bipolar junction transistors through the bipolar device of Figure 1 and its equivalent circuit diagram. As shown in Figure 2, the bipolar device of Figure 1 may be represented as a bipolar transistor 202 with a resistor 204 at the collector having a resistance of  $R_c$ . Collector resistance  $R_c$  has both a vertical component, arising from the vertical distance ( $L_4 - L_2$ ) between collector contact 130 and the body of the collector, and a lateral component, arising from the horizontal distance ( $L_3 - L_1$ ) between the emitter and collector contacts 126 and 130. Both components are significant to bipolar device performance.

Figure 3A depicts the prior art method of minimizing collector resistance to optimize device performance. Buried layer formation, producing a heavily doped layer (buried collector or subcollector 110) deep within the collector, reduces the lateral component of collector resistance  $R_c$ . A "sinker" formation 302 in the collector contact region is typically used to minimize the vertical component of collector resistance  $R_c$ . However formation of sinker 302 typically requires additional process steps.

It would be advantageous to be able to reduce both the vertical and lateral components of the collector resistance in a device without adding significantly to the process steps required to form a vertically integrated bipolar device. It would be desirable to be able to reduce both the vertical and lateral components of the collector resistance simultaneously.

### 3. SUMMARY OF THE INVENTION

High energy implantation through varying vertical thicknesses of one or more films is used to form a vertically modulated sub-collector, which simultaneously reduces both the vertical and lateral components of parasitic collector resistance in a vertically integrated bipolar device. The need for a sinker implant or other additional steps to reduce collector resistance is avoided. The necessary processing modifications may be readily integrated into conventional bipolar or BiCMOS process flows.

### 4. BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 depicts a vertically integrated bipolar device design commonly employed in the prior art, along with the mask levels utilized to form this device;

Figure 2 is the vertically integrated bipolar device of Figure 1 and its equivalent circuit diagram;

Figures 3A and 3B depict, for comparison purposes, a prior art bipolar device employing a prior art approach to reducing collector resistance and an exemplary embodiment of the present invention;

Figure 4 is an illustration of a generic vertically

modulated implant layer realized by implanting through two films;

5       **Figure 5** depicts the final structure of an NPN bipolar device with a vertically modulated subcollector in accordance with a preferred embodiment of the present invention, along with two possible masking layouts for forming the vertically modulated subcollector;

10       **Figures 6-12** illustrate a process flow for forming a vertically modulated subcollector for a bipolar device in accordance with a preferred embodiment of the present invention;

15       **Figures 13-19** depict an alternative process flow for forming a vertically modulated subcollector for a bipolar device in accordance with a preferred embodiment of the present invention;

20       **Figures 20-27** illustrate a third process flow for forming a vertically modulated subcollector for a bipolar device in accordance with a preferred embodiment of the present invention; and

25       **Figures 28-43** depict a fully integrated BiCMOS flow incorporating a vertically modulated subcollector for the bipolar device in accordance with a preferred embodiment of the present invention.

30       **5.    DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

35       With reference now to the figures, and in particular with reference to **Figure 3B**, a bipolar device in accordance with the preferred embodiment of the present invention is depicted. The figures representing device profiles or cross-sections of portions of an integrated circuit during

fabrication are not drawn to scale, but instead are drawn so as to illustrate the important features of the invention. The process steps and structures described below do not form a complete process flow for manufacturing integrated circuits. The present invention may be practiced in conjunction with integrated circuit fabrication techniques currently used in the art, and only so much of the commonly practiced process steps are included as are necessary for an understanding of the present invention.

In lieu of both a buried subcollector and sinker, a vertically modulated subcollector 304 is employed in Figure 3B to reduce both the vertical and lateral components of the collector resistance. The differential penetration of a high-energy implant creates both a buried layer and its connection to the collector, simultaneously. Collector resistance is significantly reduced without the need for separate process steps forming buried collector and sinker structures. The resulting technology has a higher performance-to-price ratio.

Subcollector 304 in Figure 3B is a vertically modulated buried layer formed by the high energy implant. Subcollector 304 includes a portion beneath the base region 114 which is vertically displaced from the portion of subcollector 304 beneath collector contact region 120. At least the portion of subcollector 304 beneath the base region 114 overlaps or intersects the well forming collector region 112. Subcollector 304 is an integral, heavily doped region formed by a single implant. Subcollector 110 and sinker 302 in Figure 3A, remain distinct despite overlapping or contacting, and are formed by separate implants. Thus, a danger exists that sinker 302, if not properly implanted, will not contact or overlap subcollector 110. In that event, reduction of collector resistance by sinker 302 is less effective. Use of vertically modulated subcollector

304 as shown in Figure 3B avoids this potential problem.

Referring to Figure 4, the process for forming a generic vertically modulated implant is illustrated. The technique employed is similar to that described in U.S. Patent 5,501,993 to J. Borland entitled *Method of Constructing CMOS Vertically Modulated Wells (VMW) by Clustered MeV BILLI (Buried Implanted Layer for Lateral Isolation) Implantation*. Differential film heights are utilized to modulate the vertical doping profile in a substrate resulting from a single implant. A first film 402 and a second film 404, which is not coextensive with first film 402 mask an implant into substrate 406. Films 402 and 404 may be photoresist, grown or deposited oxides, nitride, polysilicon, or other suitable implant masking films. A single film having a vertical profile modified by photolithography, etch, or other means may also be used.

In the depicted example, the combination of films modulates implant(s) into substrate 406, resulting in a vertically-modulated implant layer 408. Impurities of different conductivity types may be implanted. Donor (n-type) impurities such as phosphorous or arsenic and acceptor (p-type) impurities such as boron may be implanted through the films, as well as neutral impurities such as silicon or germanium. Substrate 406 may be any type of suitable substrate such as a semiconductor crystal (monocrystalline substrate), a substrate with epitaxial layers or doped regions, or a semiconductor-on-insulator (SOI) substrate.

The dose or concentration and the implantation energy required to form buried layer 408 will depend on a variety of factors known to those skilled in the art, including the materials used for films 402 and 406, the thickness of films 402 and 406, and the impurity being implanted. By selecting the implant energy and the material, position, and thickness of films 402 and 406 appropriately, the doping profile of



buried layer 408 may be tailored to device requirements. Implanted impurities passing through a region 412 in which substrate 406 is exposed (or covered only by a thin oxide 410) results in a portion 414 of buried layer 408 with the  
5 deepest implantation depth. In a region 416 where substrate 406 is covered by first film 402, impurities from the same implant form a portion 418 of buried layer 408 which is somewhat shallower. Both portions 414 and 418 of buried layer 408 are formed by a single implant, using a single  
10 dose and energy. A fringe effect of the implantation causes buried layer 408 to smoothly transition 420 between the deepest portion 414 and the shallower portion 418.

In another region 422, where substrate 406 is covered by film 402 and a second film 404, implanted impurities are  
15 implanted to the shallowest portion 424 of buried layer 408. Although depicted as buried in substrate 406, the material or thickness of film 404 may be selected so as to prevent impurities from reaching substrate 406, forming the shallowest portion 424 of buried layer 408 within film 402  
20 or film 404. Films 402 and 404 may then be subsequently removed, and with them the shallowest portion 424 of implanted layer 408.

Films 402 and 404 may be different materials selected for different penetration rates by the implant species, or  
25 may simply be different layers of the same material. Although the depicted example employs two films for the implantation mask, a single film may be sufficient or three or more films may be used, depending on the implementation. For example, a bilevel implanted layer may be formed with an  
30 implantation mask of a single film, covering and exposing selected portions of the substrate. The edge of a film, or the transition between regions where the substrate is covered and exposed, may be a single step, multiple steps,

a taper, or any other suitable geometry. Variations in film materials and profiles are limited only by processing constraints.

With reference now to Figure 5, the final structure of an NPN bipolar device with a vertically modulated sub-collector in accordance with a preferred embodiment of the present invention is depicted, along with two possible masking layouts. Vertically modulated subcollector 502, an integral, heavily doped buried layer, contacts or overlaps the collector contact region 504, reducing collector resistance in the vertically integrated NPN device 500. Subcollector 502 overlaps collector 506 at least in a portion 508 of subcollector 502 underlying base 510. Another portion 509 of subcollector 502 is vertically displaced from the portion 508 underlying base 510.

In the depicted example, the semiconductor body in which bipolar device 500 is formed comprises a monocrystalline, heavily doped substrate 512 on which a lightly doped epitaxial layer 514 was grown or deposited.

Generally, a variety of process integration solutions exist for bipolar devices, depending on the device structure. CMOS devices, by comparison, tolerate a fairly limited number of process variations. An illustrative sample of the process flows capable of forming the NPN bipolar device of Figure 5 are described below, although it will be understood that others are possible. All flows described are illustrated as being formed on bulk silicon wafers. However, the same flows will work on other substrates as well, such as bulk substrates with a deposited layer of high resistivity epitaxial silicon.

Each process flow described is compatible with conventional BiCMOS processes. In all flows illustrated, for example, the effect of the buried n+ layer is tailored or modified so as to not interfere with a required field implant found in most CMOS, bipolar, and BiCMOS process

integrations. Those skilled in the art will recognize that other methods of avoiding conflict exist.

5        Either mask sequence 550 or 552 depicted in **Figure 5** may be used, depending on the process flow employed. The process flows described in conjunction with **Figures 6-12** and **Figures 13-19** utilizes mask sequence 550, while the process flow described in conjunction with **Figures 20-27** utilize mask sequence 552.

10       Referring to **Figures 6-12**, a process flow for forming a vertically modulated subcollector in accordance with a preferred embodiment of the present invention is illustrated, along with the mask levels used in the process. In the process depicted, mask sequence 550 from **Figure 5** is used with the collector mask initially used in a dark field mode. If positive resist is being used, in a clear field mode, islands of photoresist remain only where the mask is opaque. In dark field mode, openings in photoresist are formed in regions where the mask is NOT opaque. Clear field shapes leave islands of resist, whereas Dark field shapes leave holes in resist.

15       As depicted in **Figure 6**, a support/screen oxide 602 is first grown on substrate 604, followed by deposition of silicon nitride layer 606, preferably by a furnace LPCVD. Substrate 604 is a lightly doped p-substrate in the depicted example. Next, as illustrated in **Figure 7**, a layer of photoresist 608 is deposited and patterned with the collector mask 609 to etch a window 610 in silicon nitride 606.

25       Following the silicon nitride etch, photoresist layer 608 is removed. As depicted in **Figure 8**, a new photoresist layer 612 is deposited and patterned using base mask 613 to form a window 614 defining the base region. Opening 614 in photoresist layer 612 is smaller than opening 610 in silicon

nitride 606. A high energy implant using a suitable donor species (arsenic, phosphorous, antimony, etc.) is then performed to form vertically modulated buried n+ region 616 for the subcollector. Photoresist layer 612 and silicon  
5 nitride layer 606 modulate the vertical doping profile resulting from the implant. Thus, photoresist layer 612 thickness, silicon nitride layer 606 thickness, and implant conditions (dose, energy) may be modified to control the buried n+ layer doping profile. It may be preferable to  
10 adjust these variables so that, outside the region defined by the collector mask, the doping profile of the n+ region lies within the silicon nitride layer 606 and may be subsequently removed.

An additional implant through window 614 in photoresist  
15 612 forms n-well 618 for the collector. In this embodiment, n-well 618, which forms the collector, overlaps or intersects only part of that portion of buried n+ layer 616 which will form the subcollector. As illustrated in Figure 9, the same photoresist layer 612 with the patterned window 614 may  
20 be used to implant p-region 620 for the base. Depending on the desired final device characteristics, it may be desirable to implant the base region at a later point in the process by repeating the photo masking operations used in Figure 8.

25 Photoresist 612 and silicon nitride 606 are then removed. As depicted in Figure 10, a second layer of silicon nitride 622 is deposited and patterned using collector mask 609 in a clear field mode. Thus silicon nitride layer 622 is deposited over the portion of substrate  
30 604 which was previously exposed by opening 610 in silicon nitride layer 606, now removed. Field oxide 624 is then grown as depicted in Figure 11, over regions of substrate 604 where nitride layer 622 is absent. A simultaneous drive

of the n-well 618 and p-region 620 forming the collector and base, respectively. Nitride 622 and oxide 624 are then stripped as illustrated in Figure 12. The process steps depicted in Figures 10-12 serve to remove the n+ layer doping profile from the surface of the wafer. The resulting structure includes vertically modulated buried layer 616 in substrate 604, a portion of which underlies base region 620. Collector well 618 overlaps at least the portion of buried layer 616 underlying base 620. From this point, the substrate may be processed on a typical CMOS process route to form a BiCMOS integrated circuit.

With reference now to Figures 13-19, an alternative process flow for forming a vertically modulated subcollector in accordance with a preferred embodiment of the present invention is depicted, along with the mask levels used in the process. In this process, mask sequence 550 from Figure 5 is used with the collector mask initially used in a clear field mode.

As with the previous process, the process begins with a substrate 702 on which a support/screen oxide 704 is grown and a silicon nitride layer 706 deposited as illustrated in Figure 13. Substrate 702 is a lightly doped p-substrate in this depicted example. As depicted in Figure 14, a layer of photoresist 708 is deposited and patterned using the collector mask 710, followed by an etch leaving an island of silicon nitride 707. Photoresist 708 is then removed and a well oxide/field oxide 712 grown over substrate 702 in regions which are not protected by nitride island 707, followed by removal of the nitride island 707 as illustrated in Figure 15. An opening 713 through well oxide 712 remains in the region protected by nitride layer 707.

Referring to Figure 16, a new layer of photoresist 714

is deposited and patterned using base mask 716 to define a window 718 for the base region. Window 718 in photoresist 714 is smaller than opening 713 in well oxide 712. A high energy implant of a suitable donor species forms buried n+ layer 720, vertically modulated by photoresist 714 and well oxide 712. The thicknesses of photoresist 714 and well oxide 712, together with the implant conditions, may be adjusted to control the doping profile of buried n+ layer 720. It may be desirable to tailor these variables so that, outside the region defined by collector mask 710 and nitride island 707, the doping profile of n+ layer 720 lies within well oxide 712 as shown and may be subsequently removed.

Following the high-energy implant, subsequent implants masked by photoresist 714 except in the region of window 718 may be performed to form n-well 722 for the collector and p-region 724 for the base, as depicted in Figure 17. Depending on the final device characteristics desired, implant of p-region 724 may be deferred until a later point in the process flow, when photo masking operations using base mask 716 may be repeated.

Photoresist 714, support oxide 704, and well oxide 712 are then removed as illustrated in Figure 18. Well oxide 712 is preferably removed in a solution of hydrofluoric acid. The n+ doping profile within well oxide 712 is simultaneously removed. As with the previous process flow, this results in a structure in which collector well 722 only overlaps the portion of buried layer 720 underlying 724. At this point, the substrate may be processed in a typical CMOS process route to produce a BiCMOS product. Figure 19 illustrates this progression, where the substrate has been processed through a "zero level" oxidation typically used at the start of a CMOS process to form support/screen oxide 726.

Referring to **Figures 20-27**, a third process flow for forming a vertically modulated subcollector for a bipolar device in accordance with a preferred embodiment of the present invention is depicted, along with the mask levels used in the process. In this process, mask sequence 552 from **Figure 5** is used, this time with the collector mask initially used in a dark field mode. The process flow of **Figures 20-27** represents a tighter integration of CMOS and NPN bipolar processing than the two previous process flows described.

As depicted in **Figure 20**, the process begins with a substrate 800, on which a support/screen oxide 802 is grown. Substrate 800 is again a lightly doped p-substrate in this depicted embodiment. A layer of photoresist 804 is deposited and patterned using collector mask 806, as depicted in **Figure 21**. A high-energy implant of a suitable donor species is then performed, vertically modulated by photoresist 804 and opening 805 through photoresist 804, to form buried n+ layer 808. As described earlier, a single layer implantation mask is sufficient to form the bilevel buried layer 808 required to form a vertically modulated subcollector in accordance with the present invention. The thickness of photoresist 804 and the implant conditions may be adjusted to control the vertical doping profile of n+ layer 808.

After the high-energy implant, a photolithography step to define the collector region is performed. If a suitable photoresist has been used, the step may be performed by re-exposing photoresist 804. Otherwise, photoresist 804 is stripped and a new layer of photoresist 810 is deposited. Photoresist 810 is patterned using a n-well mask 812 to form window 814. Opening 814 through photoresist 810 is larger than opening 805 in photoresist 804.

Performance of the photolithography step forming opening 814 in photoresist 810 may be coincident with the n-well photolithography step of a CMOS process. It is assumed that n-well mask 812 is drawn to a shape derived from the collector mask data. An n-well implant through window 814 in photoresist 810 forms the collector. In this embodiment, collector well 816 overlaps the entire portion of buried layer 808 which will form the subcollector.

Referring to Figure 23, after the n-well implant photoresist 810 is stripped and a layer of nitride 818 is deposited, on which is deposited another layer of photoresist 820. Photoresist 820 is patterned using p-well mask 819 (which is the opposite of n-well mask 812), and nitride 818 is etched to leave a protective island of nitride over the collector and subcollector. A well oxidation is then performed to grow field oxide 822 as illustrated in Figure 24A. A silicon nitride strip/etch and an oxide strip/etch, preferably in acid solutions, follows to remove nitride 818 and oxide 822. Growth of field oxide 822 and subsequent removal serves to consume and eliminate any n+ doping concentration that may exist at the surface of the wafer, removing the potential conflict with field implant profiles as described earlier. These steps may not be necessary, depending on the availability of other methods to avoid conflict with required field implants.

Following the oxide strip, screen oxide 824 is grown as depicted in Figure 24B. A layer of photoresist 826 is again deposited and patterned using p-well mask 819, followed by implantation of the p-wells 828 as illustrated in Figure 25. At this point, the structure is fairly consistent with the product of CMOS front-end processing. The flow can now continue with typical CMOS process steps that occur after well formation (i.e., field implant, active formation, field



growth, etc.).

As depicted in **Figure 26**, a photoresist layer 830 is deposited and patterned using base mask 832 to allow an implant through window 836 in photoresist 830 of p-region 834 forming the base. Opening 836 in photoresist 830 is smaller than opening 805 in photoresist layer 804. As noted earlier, placement of the base formation step within the process flow is a function of the desired device characteristics. Photoresist 830 is stripped to leave the final structure illustrated in **Figure 27**.

With reference now to **Figures 28-43**, a fully integrated BiCMOS flow incorporating a vertically modulated sub-collector in accordance with a preferred embodiment of the present invention is illustrated. The process begins with a substrate 902 on which support oxide 904 is grown and nitride layer 906 is deposited. Substrate 902 is a lightly doped p-substrate in the embodiment shown. The mask layout 908 used for the process is depicted **Figure 29**. Photoresist 910 is deposited and patterned, as illustrated in **Figure 30**, using collector mask 912 in a clear field mode to define the region of the modulated n+ buried layer. Photoresist 910 is removed and a well oxidation performed to grow oxide 914, after which nitride 906 is removed as depicted in **Figure 31**. As illustrated in **Figure 32**, a new photoresist layer 916 is deposited and patterned using base mask 918 to form window 920. A high energy implant, vertically modulated by photoresist 916 and oxide 914, forms buried n+ layer 922 which makes up the subcollector for the bipolar device. A subsequent implant through window 920 creates the n-well 926 forming the collector. An additional implant through window 920 may be performed to form base/p-region 926 as shown, or formation of the base may be optionally deferred until a later point in the process.

As depicted in Figure 33, photoresist 916 is stripped and oxide 914 removed, followed by growth of support/screen oxide 928. A layer of photoresist 930 is then deposited and patterned using n-well mask 932 to form window 934 through which n-well 936 for PMOS devices is implanted, as illustrated in Figure 34. The n-well 936 formation may be followed by formation of a p-well using the "opposite" mask data of n-well mask 932. Alternatively, a blanket adjust implant may be performed.

Referring to Figure 35, nitride layer 938 is deposited, over which a photoresist 940 is deposited. Photoresist 940 is patterned using collector mask 912 and active MOS mask 942. Nitride layer 938 is then etched to leave protective islands of nitride over the active regions of the substrate. As depicted in Figure 36, photoresist 940 is stripped and replaced with new photoresist 944. Photoresist 944 is patterned using collector region mask 946 and n-well mask 932. Patterned photoresist 944 masks implantation of field implants 948. Photoresist 944 is then stripped and field oxide 950 grown, as illustrated in Figures 37A-37B. Nitride 938 is then removed as depicted in Figure 38A. Next, gate oxide 952 is grown and polysilicon layer 954 deposited as illustrated in Figure 38B.

Referring to Figure 39, a layer of photoresist 956 is deposited and patterned using poly-1 mask 958, and exposed portions of polysilicon layer 954 are removed. As depicted in Figure 40, active MOS masks 942 are used individually to pattern photoresist (not shown) to mask separate implantation of source/drain regions 960 for the MOS devices. Next, as illustrated in Figure 41, emitter region and collector region masks 962 and 964 are used to pattern photoresist (not shown) to mask implantation of the emitter

region 966 and collector contact region 968. A small gap between collector contact region 968 and subcollector 922 may be acceptable, but preferably collector contact region 968 and subcollector 922 contact or overlap. Implantation of the emitter and collector contact regions 966 and 968 may alternatively be performed before implantation of source/drain regions 960 for the MOS devices.

Referring to **Figure 42**, a passivation/planarization layer 972 is deposited and, patterning a layer of photo-resist (not shown) using contact mask 970, contact openings are etched. **Figure 43** illustrates the final BiCMOS structure through the contact level, including a vertically integrated NPN bipolar transistor with a vertically modulated subcollector in accordance with a preferred embodiment of the present invention and a NMOS and PMOS transistors. Bipolar device 976 includes bilevel subcollector 922 with a portion underlying base 926 and overlapping collector 924. That portion is vertically displaced from the remainder of subcollector 922. NMOS field effect transistor 978 is deposited in substrate 902 and PMOS field effect transistor 980 is deposited within well 936 within substrate 902. Field oxide regions 950 on substrate 902 between NPN bipolar device 976, NMOS transistor 978, and PMOS transistor 980 provide isolation, along with field implant regions 948 beneath field oxide regions 950.

Use of a vertically modulated sub-collector in accordance with the present invention avoids the necessity of sinker implants or other additional process steps to reduce parasitic collector resistance. Vertical and lateral components of the collector resistance are simultaneously reduced by a single, vertically modulated sub-collector. Necessary processing modifications can be readily integrated

into typical BiCMOS process flows.

The description of the preferred embodiment of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limit the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

## CLAIMS:

What is claimed is:

1. A structure useful in forming semiconductor devices, comprising:
  - a semiconductor body having a first conductivity type;
  - an integral heavily doped region formed in the semiconductor body a first distance below a surface of the semiconductor body in a first portion and a second distance below the surface of the semiconductor body in a second portion, the heavily doped region having a second conductivity type;
  - a well formed in the semiconductor body and intersecting the second portion of the heavily doped region, the well having the second conductivity type; and
  - a doped region formed in the well above the heavily doped region, the doped region having the first conductivity type.
2. The structure of claim 1 wherein the well intersects the first portion of the heavily doped region.
3. The structure of claim 1 wherein the semiconductor body further comprises:
  - a heavily doped semiconductor crystal; and
  - a lightly doped epitaxial layer overlying the semiconductor crystal and forming an interface therebetween.
4. The structure of claim 1, further comprising:
  - field doped regions in the substrate adjacent the well;
  - and
  - an oxide layer overlying the substrate.
5. The structure of claim 1 wherein the first conductivity type is formed by n-type dopants and the second conductivity type is formed by p-type dopants.

6. A semiconductor structure, comprising:  
a substrate;  
a vertically modulated buried layer within the substrate, the buried layer having a first portion which is  
5 a first distance from a surface of the substrate and a second portion which is a second distance from the surface of the substrate; and  
a well formed in the substrate and overlapping at least one of the portions of the buried layer.
- 10 7. The structure of claim 6 wherein the well overlaps both portions of the buried layer.
8. The structure of claim 6, further comprising:  
15 a first doped region formed within the well above the first portion of the buried layer, the first portion of the buried layer overlapping the well;  
a second doped region formed within the first doped region; and  
20 a third doped region formed within the well outside the first doped region, the third doped region contacting the second portion of the buried layer.
9. The structure of claim 8 wherein  
25 the first doped region has a first conductivity type, and  
the buried layer, the well, and the second and third doped regions each have a second conductivity type.
- 30 10. The structure of claim 9 wherein the first conductivity type is formed by n-type dopants and the second conductivity type is formed by p-type dopants.
11. A bipolar device, comprising:  
35 a well in a semiconductor substrate forming a collector;  
a base region within the well forming a base;

a vertically modulated subcollector overlapping at least a portion of the well, a first portion of the subcollector beneath the base region and vertically displaced from a second portion of the subcollector;

5 an emitter formed in the base region; and

a collector contact region formed in the well outside the base region, the collector contact region contacting the second portion of the subcollector.

10 12. The bipolar device of claim 11 wherein

the collector is doped with impurities of a first conductivity type,

the subcollector, emitter, and collector contact region are each heavily doped with impurities of the first conductivity type, and

15 the base region is doped with impurities of a second conductivity type.

13. The bipolar device of claim 12 wherein the first conductivity type is formed by n-type dopants and the second conductivity type is formed by p-type dopants.

14. A BiCMOS integrated circuit structure, comprising:  
a bipolar device including

25 a well in a substrate forming a collector,  
a base region within the well forming a base,  
a vertically modulated subcollector overlapping at least a portion of the well, a first portion of the subcollector beneath the base region and vertically displaced from a second portion of the subcollector;

30 a field effect transistor formed in the substrate; and  
a field oxide on the substrate between the bipolar device and the field effect transistor.

35 15. The structure of claim 14 wherein the field effect transistor is formed within a well in the substrate.

16. The structure of claim 14 wherein the field effect transistor comprises a first field effect transistor, the structure further comprising:

a well within the substrate;

5 a second field effect transistor formed within the well; and

field oxide regions between the first and second field effect transistors and between the second field effect transistor and the bipolar device.

10

17. A method of forming a vertically modulated subcollector for a bipolar device, comprising:

forming an implantation mask over at least a portion of a semiconductor substrate, the implantation mask arranged to provide a vertically modulated buried layer;

15

implanting impurities through the implantation mask into the substrate to form a vertically modulated buried layer; and

forming a well within the substrate which at least partially overlaps the buried layer, wherein a vertically modulated subcollector for the collector of a bipolar device is formed.

20

18. The method of claim 17 wherein the step of forming an implantation mask further comprises:

25

forming a nitride layer over the substrate, the nitride layer having an opening exposing a portion of the substrate;

forming a photoresist layer over the nitride layer and the exposed portion of the substrate; and

30

patterning the photoresist layer to provide an opening through the photoresist layer, wherein the opening through the photoresist layer is larger than the opening through the nitride layer.

35

19. The method of claim 17 wherein the step of forming an implantation mask further comprises:

forming a nitride layer over the substrate, the nitride



layer having an opening exposing a portion of the substrate;  
forming a photoresist layer over the nitride layer and  
the exposed portion of the substrate; and

5       patterning the photoresist layer to provide an opening  
through the photoresist layer, wherein the opening through  
the photoresist layer is smaller than the opening through  
the nitride layer.

20. The method of claim 19 wherein the step of forming a  
10       well further comprises:

implanting impurities through the opening in the  
photoresist layer.

21. The method of claim 20 wherein the step of implanting  
15       impurities through the opening in the photoresist layer  
further comprises implanting impurities of a first  
conductivity type, the method further comprising:

20       implanting impurities of a second conductivity type  
through the opening in the photoresist layer to form a doped  
region within the well.

22. The method of claim 21 wherein the nitride layer  
comprises a first nitride layer, the method further  
comprising:

25       removing the photoresist layer and the first nitride  
layer;

forming a second nitride layer over a portion of the  
substrate which was previously exposed by the opening  
through the first nitride layer;

30       forming an oxide layer overlying the substrate in a  
region where the second nitride layer is absent; and  
removing the second nitride layer and the oxide layer.

23. The method of claim 17 wherein the step of forming an  
35       implantation mask further comprises:

forming an oxide layer over the substrate, the oxide  
layer having an opening therethrough;

forming a photoresist layer over the oxide layer and the opening through the oxide layer; and

5        patterning the photoresist layer to provide an opening through the photoresist layer, wherein the opening through the photoresist layer is smaller than the opening through the oxide layer.

24. The method of claim 23 wherein the step of forming an oxide layer over the substrate further comprises:

10        forming a nitride layer over a portion of the substrate; and

         forming an oxide layer over a portion of the substrate where the nitride layer is absent.

15        25. The method of claim 23 wherein the step of forming a well further comprises:

         implanting impurities through the opening in the photoresist layer.

20        26. The method of claim 25 wherein the step of implanting impurities through the opening in the photoresist layer further comprises implanting impurities of a first conductivity type, the method further comprising:

25        implanting impurities of a second conductivity type through the opening in the photoresist layer to form a doped region within the well; and

         removing the photoresist layer and oxide layer.

27. The method of claim 17 wherein the step of forming an implantation mask further comprises:

         forming a photoresist layer over the substrate; and

         patterning the photoresist layer to provide an opening therethrough.

35        28. The method of claim 27 wherein the photoresist layer comprises a first photoresist layer and the step of forming a well further comprises:

removing the first photoresist layer;  
forming a second photoresist layer over the substrate;  
patterning the second photoresist layer to provide an  
opening therethrough, wherein the opening through the second  
5 photoresist layer is larger than the opening through the  
first photoresist layer; and  
implanting impurities through the opening in the second  
photoresist layer.

10 29. The method of claim 28, further comprising:  
removing the second photoresist layer;  
forming a nitride layer over a portion of the substrate  
which was previously exposed by the opening through the  
second photoresist layer;  
15 forming an oxide layer overlying the substrate in a  
region where the nitride layer is absent; and  
removing the nitride layer and the oxide layer.

20 30. The method of claim 29 wherein the step of implanting  
impurities through the opening in the second photoresist  
layer further comprises implanting impurities of a first  
conductivity type, the method further comprising:  
forming a third photoresist layer over the substrate;  
patterning the third photoresist layer to provide an  
25 opening therethrough, wherein the opening through the third  
photoresist layer is smaller than the opening through the  
first photoresist layer; and  
implanting impurities of a second conductivity type  
through the opening in the third photoresist layer to form  
30 a doped region within the well.

31. A method of forming a portion of an integrated circuit,  
comprising:  
forming an implantation mask over at least a portion of  
35 a substrate, the implantation mask arranged to provide a  
vertically modulated buried layer;  
forming a subcollector by implanting impurities through

the implantation mask into the substrate to form a vertically modulated buried layer; and

forming a collector by forming a well within the substrate which at least partially overlaps the subcollector; and

forming a base by forming a doped region within the well above the subcollector.

32. The method of claim 31, further comprising:

forming an emitter within the base; and

forming a collector contact region in the well outside the base, wherein a bipolar device having a vertically modulated subcollector is formed.


33. The method of claim 32, further comprising:


forming a field effect transistor in the substrate; and

forming a field oxide on the substrate between the field effect transistor and the well, wherein a BiCMOS integrated circuit structure including a bipolar device having a vertically modulated subcollector is formed.




FIG. 2  
PRIOR ART





**FIG. 3A**  
**PRIOR ART**



**FIG. 3B**

FIG. 4







FIG. 5



**FIG. 6**




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11






FIG. 12





**FIG. 13**



**FIG. 14**




FIG. 15




FIG. 16




FIG. 17





FIG. 18





FIG. 19



**FIG. 20**






FIG. 21




FIG. 22







FIG. 23



**FIG. 24A**



**FIG. 24B**



**FIG. 25**





FIG. 26




FIG. 27





FIG. 28





**FIG. 29**






FIG. 30



**FIG. 31**



**FIG. 32**






FIG. 33



**FIG. 34**



**FIG. 35**




FIG. 36






FIG. 37A







FIG. 37B



**FIG. 38A**



**FIG. 38B**







FIG. 39



**FIG. 40**







FIG. 41



**FIG. 42**





FIG. 43



# INTERNATIONAL SEARCH REPORT

National Application No.  
PC 98/03520

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 6 H01L29/08 H01L21/266 H01L21/331 H01L21/265		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) IPC 6 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	TAMBA A ET AL: "CHARACTERISTICS OF BIPOLAR TRANSISTORS WITH VARIOUS DEPTH N+ BURIED LAYERS FORMED BY HIGH ENERGY ION IMPLANTATION" EXTENDED ABSTRACTS OF THE INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS, TOKYO, AUG. 24 - 26, 1988, no. CONF. 20, 24 August 1988, JAPAN SOCIETY OF APPLIED PHYSICS, pages 141-144, XP000042517 see page 144, column 2, line 4 - line 6; figure 1	1-10
A	--- see page 144, column 2, line 4 - line 6; figure 1	11-33
A	EP 0 731 387 A (SAMSUNG ELECTRONICS CO LTD) 11 September 1996 see figures 5-10 --- -/--	1-33
<div style="display: flex; justify-content: space-between;"> <span><input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.</span> <span><input checked="" type="checkbox"/> Patent family members are listed in annex.</span> </div>		
* Special categories of cited documents :		
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search	Date of mailing of the international search report	
23 June 1998	10/07/1998	
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Juhl, A	



# INTERNATIONAL SEARCH REPORT

national Application No

PCT/US 98/03520

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	DE 30 26 218 A (SIEMENS AG) 4 February 1982 see figure 1 ---	1-33
P,X	DE 196 11 692 A (SIEMENS AG) 2 October 1997	1-16
P,A	see figures 1-3 -----	17-33

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Application No

PCT/JP 98/03520

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0731387	A	11-09-1996	JP 8250446 A	27-09-1996
DE 3026218	A	04-02-1982	NONE	
DE 19611692	A	02-10-1997	WO 9736328 A	02-10-1997